|
@@ -160,7 +160,7 @@ struct cam_vfe_bus_ver3_comp_grp_data {
|
|
struct cam_vfe_bus_ver3_common_data *common_data;
|
|
struct cam_vfe_bus_ver3_common_data *common_data;
|
|
|
|
|
|
uint64_t composite_mask;
|
|
uint64_t composite_mask;
|
|
- uint32_t comp_done_shift;
|
|
|
|
|
|
+ uint32_t comp_done_mask;
|
|
uint32_t is_master;
|
|
uint32_t is_master;
|
|
uint32_t is_dual;
|
|
uint32_t is_dual;
|
|
uint32_t dual_slave_core;
|
|
uint32_t dual_slave_core;
|
|
@@ -1814,7 +1814,7 @@ skip_comp_cfg:
|
|
common_data->common_reg->ubwc_static_ctrl);
|
|
common_data->common_reg->ubwc_static_ctrl);
|
|
}
|
|
}
|
|
|
|
|
|
- bus_irq_reg_mask[CAM_VFE_BUS_VER3_IRQ_REG0] = BIT(rsrc_data->comp_done_shift);
|
|
|
|
|
|
+ bus_irq_reg_mask[CAM_VFE_BUS_VER3_IRQ_REG0] = rsrc_data->comp_done_mask;
|
|
|
|
|
|
CAM_DBG(CAM_ISP, "Start Done VFE:%d comp_grp:%d bus_irq_mask_0: 0x%X",
|
|
CAM_DBG(CAM_ISP, "Start Done VFE:%d comp_grp:%d bus_irq_mask_0: 0x%X",
|
|
rsrc_data->common_data->core_index,
|
|
rsrc_data->common_data->core_index,
|
|
@@ -1865,7 +1865,7 @@ static int cam_vfe_bus_ver3_handle_comp_done_bottom_half(
|
|
cam_ife_irq_regs = evt_payload->irq_reg_val;
|
|
cam_ife_irq_regs = evt_payload->irq_reg_val;
|
|
status_0 = cam_ife_irq_regs[CAM_IFE_IRQ_BUS_VER3_REG_STATUS0];
|
|
status_0 = cam_ife_irq_regs[CAM_IFE_IRQ_BUS_VER3_REG_STATUS0];
|
|
|
|
|
|
- if (status_0 & BIT(rsrc_data->comp_done_shift)) {
|
|
|
|
|
|
+ if (status_0 & rsrc_data->comp_done_mask) {
|
|
evt_payload->evt_id = CAM_ISP_HW_EVENT_DONE;
|
|
evt_payload->evt_id = CAM_ISP_HW_EVENT_DONE;
|
|
rc = CAM_VFE_IRQ_STATUS_SUCCESS;
|
|
rc = CAM_VFE_IRQ_STATUS_SUCCESS;
|
|
}
|
|
}
|
|
@@ -1902,7 +1902,7 @@ static int cam_vfe_bus_ver3_init_comp_grp(uint32_t index,
|
|
rsrc_data->comp_grp_type = index;
|
|
rsrc_data->comp_grp_type = index;
|
|
rsrc_data->common_data = &ver3_bus_priv->common_data;
|
|
rsrc_data->common_data = &ver3_bus_priv->common_data;
|
|
rsrc_data->dual_slave_core = CAM_VFE_BUS_VER3_VFE_CORE_MAX;
|
|
rsrc_data->dual_slave_core = CAM_VFE_BUS_VER3_VFE_CORE_MAX;
|
|
- rsrc_data->comp_done_shift = ver3_hw_info->comp_done_shift[index];
|
|
|
|
|
|
+ rsrc_data->comp_done_mask = ver3_hw_info->comp_done_mask[index];
|
|
|
|
|
|
if (rsrc_data->comp_grp_type != CAM_VFE_BUS_VER3_COMP_GRP_0 &&
|
|
if (rsrc_data->comp_grp_type != CAM_VFE_BUS_VER3_COMP_GRP_0 &&
|
|
rsrc_data->comp_grp_type != CAM_VFE_BUS_VER3_COMP_GRP_1)
|
|
rsrc_data->comp_grp_type != CAM_VFE_BUS_VER3_COMP_GRP_1)
|
|
@@ -2402,7 +2402,7 @@ static int cam_vfe_bus_ver3_handle_vfe_out_done_top_half(uint32_t evt_id,
|
|
|
|
|
|
status_0 = th_payload->evt_status_arr[CAM_IFE_IRQ_BUS_VER3_REG_STATUS0];
|
|
status_0 = th_payload->evt_status_arr[CAM_IFE_IRQ_BUS_VER3_REG_STATUS0];
|
|
|
|
|
|
- if (status_0 & BIT(resource_data->comp_done_shift)) {
|
|
|
|
|
|
+ if (status_0 & resource_data->comp_done_mask) {
|
|
trace_cam_log_event("bufdone", "bufdone_IRQ",
|
|
trace_cam_log_event("bufdone", "bufdone_IRQ",
|
|
status_0, resource_data->comp_grp_type);
|
|
status_0, resource_data->comp_grp_type);
|
|
}
|
|
}
|