disp: msm: dsi: add support for phy/pll bypass
This change adds support for bypassing hw access in DSI PHY/PLL drivers which enables the DSI driver to run on emulation platforms that might be missing those modules. Change-Id: I3e83155a79d60f2357606746214d776cefabd651 Signed-off-by: Rajkumar Subbiah <quic_rsubbia@quicinc.com> Signed-off-by: Shamika Joshi <quic_shamjosh@quicinc.com> Signed-off-by: Alex Danila <quic_eadanila@quicinc.com>
此提交包含在:

提交者
Gerrit - the friendly Code Review server

父節點
8f1d4ca416
當前提交
6d5a850504
@@ -1,6 +1,7 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0-only */
|
||||
/*
|
||||
* Copyright (c) 2016-2021, The Linux Foundation. All rights reserved.
|
||||
* Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
|
||||
*/
|
||||
|
||||
#ifndef _DSI_CLK_H_
|
||||
@@ -209,6 +210,7 @@ typedef int (*pll_toggle_cb)(void *priv, bool prepare);
|
||||
* @priv_data pointer to private data
|
||||
* @master_ndx master DSI controller index
|
||||
* @dsi_ctrl_count number of DSI controllers
|
||||
* @phy_pll_bypass bypass PLL clock related operations
|
||||
*/
|
||||
struct dsi_clk_info {
|
||||
char name[MAX_STRING_LEN];
|
||||
@@ -225,6 +227,7 @@ struct dsi_clk_info {
|
||||
void *priv_data;
|
||||
u32 master_ndx;
|
||||
u32 dsi_ctrl_count;
|
||||
bool phy_pll_bypass;
|
||||
};
|
||||
|
||||
/**
|
||||
|
新增問題並參考
封鎖使用者