|
@@ -276,6 +276,28 @@ void hal_reo_setup(void *hal_soc,
|
|
|
* 7: NOT_USED.
|
|
|
*/
|
|
|
if (reo_params->rx_hash_enabled) {
|
|
|
+ HAL_REG_WRITE(soc,
|
|
|
+ HWIO_REO_R0_DESTINATION_RING_CTRL_IX_0_ADDR(
|
|
|
+ SEQ_WCSS_UMAC_REO_REG_OFFSET),
|
|
|
+ reo_params->remap1);
|
|
|
+
|
|
|
+ QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
|
|
|
+ FL("HWIO_REO_R0_DESTINATION_RING_CTRL_IX_0_ADDR 0x%x\n"),
|
|
|
+ HAL_REG_READ(soc,
|
|
|
+ HWIO_REO_R0_DESTINATION_RING_CTRL_IX_0_ADDR(
|
|
|
+ SEQ_WCSS_UMAC_REO_REG_OFFSET)));
|
|
|
+
|
|
|
+ HAL_REG_WRITE(soc,
|
|
|
+ HWIO_REO_R0_DESTINATION_RING_CTRL_IX_1_ADDR(
|
|
|
+ SEQ_WCSS_UMAC_REO_REG_OFFSET),
|
|
|
+ reo_params->remap2);
|
|
|
+
|
|
|
+ QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
|
|
|
+ FL("HWIO_REO_R0_DESTINATION_RING_CTRL_IX_1_ADDR 0x%x\n"),
|
|
|
+ HAL_REG_READ(soc,
|
|
|
+ HWIO_REO_R0_DESTINATION_RING_CTRL_IX_1_ADDR(
|
|
|
+ SEQ_WCSS_UMAC_REO_REG_OFFSET)));
|
|
|
+
|
|
|
HAL_REG_WRITE(soc,
|
|
|
HWIO_REO_R0_DESTINATION_RING_CTRL_IX_2_ADDR(
|
|
|
SEQ_WCSS_UMAC_REO_REG_OFFSET),
|