|
@@ -1343,22 +1343,22 @@ static void hal_reo_setup_generic(void *hal_soc,
|
|
|
HAL_REG_WRITE(soc,
|
|
|
HWIO_REO_R0_AGING_THRESHOLD_IX_0_ADDR(
|
|
|
SEQ_WCSS_UMAC_REO_REG_OFFSET),
|
|
|
- HAL_DEFAULT_REO_TIMEOUT_MS * 1000);
|
|
|
+ HAL_DEFAULT_BE_BK_VI_REO_TIMEOUT_MS * 1000);
|
|
|
|
|
|
HAL_REG_WRITE(soc,
|
|
|
HWIO_REO_R0_AGING_THRESHOLD_IX_1_ADDR(
|
|
|
SEQ_WCSS_UMAC_REO_REG_OFFSET),
|
|
|
- (HAL_DEFAULT_REO_TIMEOUT_MS * 1000));
|
|
|
+ (HAL_DEFAULT_BE_BK_VI_REO_TIMEOUT_MS * 1000));
|
|
|
|
|
|
HAL_REG_WRITE(soc,
|
|
|
HWIO_REO_R0_AGING_THRESHOLD_IX_2_ADDR(
|
|
|
SEQ_WCSS_UMAC_REO_REG_OFFSET),
|
|
|
- (HAL_DEFAULT_REO_TIMEOUT_MS * 1000));
|
|
|
+ (HAL_DEFAULT_BE_BK_VI_REO_TIMEOUT_MS * 1000));
|
|
|
|
|
|
HAL_REG_WRITE(soc,
|
|
|
HWIO_REO_R0_AGING_THRESHOLD_IX_3_ADDR(
|
|
|
SEQ_WCSS_UMAC_REO_REG_OFFSET),
|
|
|
- (HAL_DEFAULT_REO_TIMEOUT_MS * 1000));
|
|
|
+ (HAL_DEFAULT_VO_REO_TIMEOUT_MS * 1000));
|
|
|
|
|
|
/*
|
|
|
* When hash based routing is enabled, routing of the rx packet
|