disp: msm: sde: add support for CTL done irq
From Kalama, the HW scheduler abstracts the low level PP_DONE/WB_DONE interrupts and generates a common CTL_DONE interrupt per hw ctl. This saves the software the irq latency delays to process the frame complete operations when multiple encoders are involved. If supported, this change enables and waits for the CTL_DONE interrupt instead of PP_DONE and WB_DONE. This change adds support to wait for CTL_DONE irq in only command mode panels as we don't drive two WB blocks with single CTL. Change-Id: I084d6bfb6a9fb0b48f912fe5787401c460ec5b56 Signed-off-by: Jeykumar Sankaran <quic_jeykumar@quicinc.com>
This commit is contained in:
@@ -1,5 +1,6 @@
|
||||
// SPDX-License-Identifier: GPL-2.0-only
|
||||
/*
|
||||
* Copyright (c) 2021 Qualcomm Innovation Center, Inc. All rights reserved.
|
||||
* Copyright (c) 2015-2021, The Linux Foundation. All rights reserved.
|
||||
*/
|
||||
|
||||
@@ -5226,6 +5227,7 @@ static int _sde_hardware_pre_caps(struct sde_mdss_cfg *sde_cfg, uint32_t hw_rev)
|
||||
set_bit(SDE_FEATURE_HW_VSYNC_TS, sde_cfg->features);
|
||||
set_bit(SDE_FEATURE_AVR_STEP, sde_cfg->features);
|
||||
set_bit(SDE_FEATURE_VBIF_CLK_SPLIT, sde_cfg->features);
|
||||
set_bit(SDE_FEATURE_CTL_DONE, sde_cfg->features);
|
||||
sde_cfg->sc_cfg[SDE_SYS_CACHE_DISP].has_sys_cache = true;
|
||||
sde_cfg->allowed_dsc_reservation_switch = SDE_DP_DSC_RESERVATION_SWITCH;
|
||||
sde_cfg->autorefresh_disable_seq = AUTOREFRESH_DISABLE_SEQ2;
|
||||
|
Reference in New Issue
Block a user