|
@@ -190,6 +190,7 @@ static void dsi_catalog_phy_3_0_init(struct dsi_phy_hw *phy)
|
|
phy->ops.dyn_refresh_ops.dyn_refresh_trigger_sel = NULL;
|
|
phy->ops.dyn_refresh_ops.dyn_refresh_trigger_sel = NULL;
|
|
phy->ops.dyn_refresh_ops.cache_phy_timings =
|
|
phy->ops.dyn_refresh_ops.cache_phy_timings =
|
|
dsi_phy_hw_v3_0_cache_phy_timings;
|
|
dsi_phy_hw_v3_0_cache_phy_timings;
|
|
|
|
+ phy->ops.phy_idle_off = NULL;
|
|
}
|
|
}
|
|
|
|
|
|
/**
|
|
/**
|
|
@@ -230,6 +231,7 @@ static void dsi_catalog_phy_4_0_init(struct dsi_phy_hw *phy)
|
|
dsi_phy_hw_v4_0_cache_phy_timings;
|
|
dsi_phy_hw_v4_0_cache_phy_timings;
|
|
phy->ops.set_continuous_clk = dsi_phy_hw_v4_0_set_continuous_clk;
|
|
phy->ops.set_continuous_clk = dsi_phy_hw_v4_0_set_continuous_clk;
|
|
phy->ops.commit_phy_timing = dsi_phy_hw_v4_0_commit_phy_timing;
|
|
phy->ops.commit_phy_timing = dsi_phy_hw_v4_0_commit_phy_timing;
|
|
|
|
+ phy->ops.phy_idle_off = NULL;
|
|
}
|
|
}
|
|
|
|
|
|
/**
|
|
/**
|
|
@@ -259,6 +261,7 @@ static void dsi_catalog_phy_5_0_init(struct dsi_phy_hw *phy)
|
|
phy->ops.dyn_refresh_ops.cache_phy_timings = dsi_phy_hw_v5_0_cache_phy_timings;
|
|
phy->ops.dyn_refresh_ops.cache_phy_timings = dsi_phy_hw_v5_0_cache_phy_timings;
|
|
phy->ops.set_continuous_clk = dsi_phy_hw_v5_0_set_continuous_clk;
|
|
phy->ops.set_continuous_clk = dsi_phy_hw_v5_0_set_continuous_clk;
|
|
phy->ops.commit_phy_timing = dsi_phy_hw_v5_0_commit_phy_timing;
|
|
phy->ops.commit_phy_timing = dsi_phy_hw_v5_0_commit_phy_timing;
|
|
|
|
+ phy->ops.phy_idle_off = dsi_phy_hw_v5_0_phy_idle_off;
|
|
}
|
|
}
|
|
|
|
|
|
/**
|
|
/**
|