|
@@ -35,7 +35,6 @@ static struct cam_vfe_bus_ver3_hw_info vfe680x_bus_hw_info = {
|
|
|
0x0000023C,
|
|
|
0x00000240,
|
|
|
0x00000244,
|
|
|
- 0x00000248,
|
|
|
},
|
|
|
.pwr_iso_cfg = 0x0000025C,
|
|
|
.overflow_status_clear = 0x00000260,
|
|
@@ -52,7 +51,7 @@ static struct cam_vfe_bus_ver3_hw_info vfe680x_bus_hw_info = {
|
|
|
.global_clear_bitmask = 0x00000001,
|
|
|
},
|
|
|
},
|
|
|
- .num_client = 4,
|
|
|
+ .num_client = 6,
|
|
|
.bus_client_reg = {
|
|
|
/* BUS Client 0 RDI0 */
|
|
|
{
|
|
@@ -80,7 +79,7 @@ static struct cam_vfe_bus_ver3_hw_info vfe680x_bus_hw_info = {
|
|
|
.debug_status_cfg = 0x00000480,
|
|
|
.debug_status_0 = 0x00000484,
|
|
|
.debug_status_1 = 0x00000488,
|
|
|
- .comp_group = CAM_VFE_BUS_VER3_COMP_GRP_0,
|
|
|
+ .comp_group = CAM_VFE_BUS_VER3_COMP_GRP_1,
|
|
|
.ubwc_regs = NULL,
|
|
|
},
|
|
|
/* BUS Client 1 RDI1 */
|
|
@@ -109,7 +108,7 @@ static struct cam_vfe_bus_ver3_hw_info vfe680x_bus_hw_info = {
|
|
|
.debug_status_cfg = 0x00000580,
|
|
|
.debug_status_0 = 0x00000584,
|
|
|
.debug_status_1 = 0x00000588,
|
|
|
- .comp_group = CAM_VFE_BUS_VER3_COMP_GRP_1,
|
|
|
+ .comp_group = CAM_VFE_BUS_VER3_COMP_GRP_2,
|
|
|
.ubwc_regs = NULL,
|
|
|
},
|
|
|
/* BUS Client 2 RDI2 */
|
|
@@ -138,7 +137,7 @@ static struct cam_vfe_bus_ver3_hw_info vfe680x_bus_hw_info = {
|
|
|
.debug_status_cfg = 0x00000680,
|
|
|
.debug_status_0 = 0x00000684,
|
|
|
.debug_status_1 = 0x00000688,
|
|
|
- .comp_group = CAM_VFE_BUS_VER3_COMP_GRP_2,
|
|
|
+ .comp_group = CAM_VFE_BUS_VER3_COMP_GRP_3,
|
|
|
.ubwc_regs = NULL,
|
|
|
},
|
|
|
/* BUS Client 3 RDI3 */
|
|
@@ -167,17 +166,75 @@ static struct cam_vfe_bus_ver3_hw_info vfe680x_bus_hw_info = {
|
|
|
.debug_status_cfg = 0x00000780,
|
|
|
.debug_status_0 = 0x00000784,
|
|
|
.debug_status_1 = 0x00000788,
|
|
|
- .comp_group = CAM_VFE_BUS_VER3_COMP_GRP_3,
|
|
|
+ .comp_group = CAM_VFE_BUS_VER3_COMP_GRP_4,
|
|
|
.ubwc_regs = NULL,
|
|
|
},
|
|
|
+ /* BUS Client 4 Gamma */
|
|
|
+ {
|
|
|
+ .cfg = 0x00000800,
|
|
|
+ .image_addr = 0x00000804,
|
|
|
+ .frame_incr = 0x00000808,
|
|
|
+ .image_cfg_0 = 0x0000080C,
|
|
|
+ .image_cfg_1 = 0x00000810,
|
|
|
+ .image_cfg_2 = 0x00000814,
|
|
|
+ .packer_cfg = 0x00000818,
|
|
|
+ .frame_header_addr = 0x00000820,
|
|
|
+ .frame_header_incr = 0x00000824,
|
|
|
+ .frame_header_cfg = 0x00000828,
|
|
|
+ .irq_subsample_period = 0x00000830,
|
|
|
+ .irq_subsample_pattern = 0x00000834,
|
|
|
+ .framedrop_period = 0x00000838,
|
|
|
+ .framedrop_pattern = 0x0000083C,
|
|
|
+ .mmu_prefetch_cfg = 0x00000860,
|
|
|
+ .mmu_prefetch_max_offset = 0x00000864,
|
|
|
+ .system_cache_cfg = 0x00000868,
|
|
|
+ .addr_status_0 = 0x00000870,
|
|
|
+ .addr_status_1 = 0x00000874,
|
|
|
+ .addr_status_2 = 0x00000878,
|
|
|
+ .addr_status_3 = 0x0000087C,
|
|
|
+ .debug_status_cfg = 0x00000880,
|
|
|
+ .debug_status_0 = 0x00000884,
|
|
|
+ .debug_status_1 = 0x00000888,
|
|
|
+ .comp_group = CAM_VFE_BUS_VER3_COMP_GRP_0,
|
|
|
+ .ubwc_regs = NULL,
|
|
|
+ },
|
|
|
+ /* BUS Client 5 Stats BE */
|
|
|
+ {
|
|
|
+ .cfg = 0x00000900,
|
|
|
+ .image_addr = 0x00000904,
|
|
|
+ .frame_incr = 0x00000908,
|
|
|
+ .image_cfg_0 = 0x0000090C,
|
|
|
+ .image_cfg_1 = 0x00000910,
|
|
|
+ .image_cfg_2 = 0x00000914,
|
|
|
+ .packer_cfg = 0x00000918,
|
|
|
+ .frame_header_addr = 0x00000920,
|
|
|
+ .frame_header_incr = 0x00000924,
|
|
|
+ .frame_header_cfg = 0x00000928,
|
|
|
+ .irq_subsample_period = 0x00000930,
|
|
|
+ .irq_subsample_pattern = 0x00000934,
|
|
|
+ .framedrop_period = 0x00000938,
|
|
|
+ .framedrop_pattern = 0x0000093C,
|
|
|
+ .mmu_prefetch_cfg = 0x00000960,
|
|
|
+ .mmu_prefetch_max_offset = 0x00000964,
|
|
|
+ .system_cache_cfg = 0x00000968,
|
|
|
+ .addr_status_0 = 0x00000970,
|
|
|
+ .addr_status_1 = 0x00000974,
|
|
|
+ .addr_status_2 = 0x00000978,
|
|
|
+ .addr_status_3 = 0x0000097C,
|
|
|
+ .debug_status_cfg = 0x00000980,
|
|
|
+ .debug_status_0 = 0x00000984,
|
|
|
+ .debug_status_1 = 0x00000988,
|
|
|
+ .comp_group = CAM_VFE_BUS_VER3_COMP_GRP_0,
|
|
|
+ .ubwc_regs = NULL,
|
|
|
+ },
|
|
|
},
|
|
|
- .num_out = 4,
|
|
|
+ .num_out = 6,
|
|
|
.vfe_out_hw_info = {
|
|
|
{
|
|
|
.vfe_out_type = CAM_VFE_BUS_VER3_VFE_OUT_RDI0,
|
|
|
.max_width = -1,
|
|
|
.max_height = -1,
|
|
|
- .source_group = CAM_VFE_BUS_VER3_SRC_GRP_0,
|
|
|
+ .source_group = CAM_VFE_BUS_VER3_SRC_GRP_1,
|
|
|
.num_wm = 1,
|
|
|
.wm_idx = {
|
|
|
0,
|
|
@@ -187,7 +244,7 @@ static struct cam_vfe_bus_ver3_hw_info vfe680x_bus_hw_info = {
|
|
|
.vfe_out_type = CAM_VFE_BUS_VER3_VFE_OUT_RDI1,
|
|
|
.max_width = -1,
|
|
|
.max_height = -1,
|
|
|
- .source_group = CAM_VFE_BUS_VER3_SRC_GRP_1,
|
|
|
+ .source_group = CAM_VFE_BUS_VER3_SRC_GRP_2,
|
|
|
.num_wm = 1,
|
|
|
.wm_idx = {
|
|
|
1,
|
|
@@ -197,7 +254,7 @@ static struct cam_vfe_bus_ver3_hw_info vfe680x_bus_hw_info = {
|
|
|
.vfe_out_type = CAM_VFE_BUS_VER3_VFE_OUT_RDI2,
|
|
|
.max_width = -1,
|
|
|
.max_height = -1,
|
|
|
- .source_group = CAM_VFE_BUS_VER3_SRC_GRP_2,
|
|
|
+ .source_group = CAM_VFE_BUS_VER3_SRC_GRP_3,
|
|
|
.num_wm = 1,
|
|
|
.wm_idx = {
|
|
|
2,
|
|
@@ -207,14 +264,36 @@ static struct cam_vfe_bus_ver3_hw_info vfe680x_bus_hw_info = {
|
|
|
.vfe_out_type = CAM_VFE_BUS_VER3_VFE_OUT_RDI3,
|
|
|
.max_width = -1,
|
|
|
.max_height = -1,
|
|
|
- .source_group = CAM_VFE_BUS_VER3_SRC_GRP_3,
|
|
|
+ .source_group = CAM_VFE_BUS_VER3_SRC_GRP_4,
|
|
|
.num_wm = 1,
|
|
|
.wm_idx = {
|
|
|
3,
|
|
|
},
|
|
|
},
|
|
|
+ {
|
|
|
+ .vfe_out_type =
|
|
|
+ CAM_VFE_BUS_VER3_VFE_OUT_GAMMA,
|
|
|
+ .max_width = 1920,
|
|
|
+ .max_height = 1080,
|
|
|
+ .source_group = CAM_VFE_BUS_VER3_SRC_GRP_0,
|
|
|
+ .num_wm = 1,
|
|
|
+ .wm_idx = {
|
|
|
+ 4,
|
|
|
+ },
|
|
|
+ },
|
|
|
+ {
|
|
|
+ .vfe_out_type = CAM_VFE_BUS_VER3_VFE_OUT_STATS_BE,
|
|
|
+ .max_width = -1,
|
|
|
+ .max_height = -1,
|
|
|
+ .source_group = CAM_VFE_BUS_VER3_SRC_GRP_0,
|
|
|
+ .num_wm = 1,
|
|
|
+ .wm_idx = {
|
|
|
+ 5,
|
|
|
+ },
|
|
|
+ },
|
|
|
},
|
|
|
- .comp_done_shift = 6,
|
|
|
+ .num_comp_grp = 4,
|
|
|
+ .comp_done_shift = 0,
|
|
|
.top_irq_shift = 1,
|
|
|
.max_out_res = CAM_ISP_IFE_OUT_RES_BASE + 33,
|
|
|
};
|