|
@@ -848,23 +848,12 @@ static void cam_vfe_camif_lite_print_status(uint32_t *status,
|
|
uint32_t violation_mask = 0x3F00, violation_status = 0;
|
|
uint32_t violation_mask = 0x3F00, violation_status = 0;
|
|
uint32_t bus_overflow_status = 0, status_0 = 0, status_2 = 0;
|
|
uint32_t bus_overflow_status = 0, status_0 = 0, status_2 = 0;
|
|
struct cam_vfe_soc_private *soc_private = NULL;
|
|
struct cam_vfe_soc_private *soc_private = NULL;
|
|
- uint32_t val0, val1, val2, val3, val4;
|
|
|
|
- uint32_t camera_hw_version;
|
|
|
|
- int rc = 0;
|
|
|
|
-
|
|
|
|
- val3 = val4 = 0;
|
|
|
|
|
|
|
|
if (!status) {
|
|
if (!status) {
|
|
CAM_ERR(CAM_ISP, "Invalid params");
|
|
CAM_ERR(CAM_ISP, "Invalid params");
|
|
return;
|
|
return;
|
|
}
|
|
}
|
|
|
|
|
|
- rc = cam_cpas_get_cpas_hw_version(&camera_hw_version);
|
|
|
|
- if (rc) {
|
|
|
|
- CAM_ERR(CAM_ISP, "Failed to get HW version rc:%d", rc);
|
|
|
|
- return;
|
|
|
|
- }
|
|
|
|
-
|
|
|
|
bus_overflow_status = status[CAM_IFE_IRQ_BUS_OVERFLOW_STATUS];
|
|
bus_overflow_status = status[CAM_IFE_IRQ_BUS_OVERFLOW_STATUS];
|
|
violation_status = status[CAM_IFE_IRQ_VIOLATION_STATUS];
|
|
violation_status = status[CAM_IFE_IRQ_VIOLATION_STATUS];
|
|
status_0 = status[CAM_IFE_IRQ_CAMIF_REG_STATUS0];
|
|
status_0 = status[CAM_IFE_IRQ_CAMIF_REG_STATUS0];
|
|
@@ -898,9 +887,6 @@ static void cam_vfe_camif_lite_print_status(uint32_t *status,
|
|
|
|
|
|
if (status_0 & 0x40000000) {
|
|
if (status_0 & 0x40000000) {
|
|
CAM_INFO(CAM_ISP, "PD PIPE OVERFLOW");
|
|
CAM_INFO(CAM_ISP, "PD PIPE OVERFLOW");
|
|
- cam_cpas_reg_read(soc_private->cpas_handle,
|
|
|
|
- CAM_CPAS_REG_CAMNOC, 0x1010, true, &val3);
|
|
|
|
- CAM_INFO(CAM_ISP, "ife_rdi_Rd: 0x%x", val3);
|
|
|
|
cam_cpas_log_votes();
|
|
cam_cpas_log_votes();
|
|
}
|
|
}
|
|
}
|
|
}
|
|
@@ -1027,27 +1013,7 @@ ife_lite:
|
|
}
|
|
}
|
|
|
|
|
|
print_state:
|
|
print_state:
|
|
- cam_cpas_reg_read(soc_private->cpas_handle,
|
|
|
|
- CAM_CPAS_REG_CAMNOC, 0xA20, true, &val0);
|
|
|
|
- cam_cpas_reg_read(soc_private->cpas_handle,
|
|
|
|
- CAM_CPAS_REG_CAMNOC, 0x1420, true, &val1);
|
|
|
|
- cam_cpas_reg_read(soc_private->cpas_handle,
|
|
|
|
- CAM_CPAS_REG_CAMNOC, 0x1A20, true, &val2);
|
|
|
|
-
|
|
|
|
- if (camera_hw_version == CAM_CPAS_TITAN_580_V100) {
|
|
|
|
- cam_cpas_reg_read(soc_private->cpas_handle,
|
|
|
|
- CAM_CPAS_REG_CAMNOC, 0x7620, true, &val3);
|
|
|
|
- cam_cpas_reg_read(soc_private->cpas_handle,
|
|
|
|
- CAM_CPAS_REG_CAMNOC, 0x7420, true, &val4);
|
|
|
|
- }
|
|
|
|
-
|
|
|
|
- CAM_INFO(CAM_ISP,
|
|
|
|
- "CAMNOC REG[Queued Pending] linear[%d %d] rdi0_wr[%d %d] ubwc_stats0[%d %d] ubwc_stats1[%d %d] rdi1_wr[%d %d]",
|
|
|
|
- (val0 & 0x7FF), (val0 & 0x7F0000) >> 16,
|
|
|
|
- (val1 & 0x7FF), (val1 & 0x7F0000) >> 16,
|
|
|
|
- (val2 & 0x7FF), (val2 & 0x7F0000) >> 16,
|
|
|
|
- (val3 & 0x7FF), (val3 & 0x7F0000) >> 16,
|
|
|
|
- (val4 & 0x7FF), (val4 & 0x7F0000) >> 16);
|
|
|
|
|
|
+ cam_cpas_dump_camnoc_buff_fill_info(soc_private->cpas_handle);
|
|
|
|
|
|
CAM_INFO(CAM_ISP, "ife_clk_src:%lld", soc_private->ife_clk_src);
|
|
CAM_INFO(CAM_ISP, "ife_clk_src:%lld", soc_private->ife_clk_src);
|
|
|
|
|