samsung-sm8650/android_kernel_samsung_sm8650-modules
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

disp: msm: sde: use INTF mdp_vsync timestamp only for video-mode

Browse Source 
MDSS 9.0.0 added support for logging MDP_VSYNC timestamp. Use it for
video-mode panels and rely on PANEL_VSYNC timestamp for cmd-mode panels
as it relies on external panel TE.

Change-Id: I09b25d893075bee7cb2da98d4c4b4e54eb09bd6e
Signed-off-by: Veera Sundaram Sankaran <quic_veeras@quicinc.com>
This commit is contained in:
Veera Sundaram Sankaran
2022-02-28 16:27:05 -08:00
parent cc993be15a
commit 0df34dcada
3 changed files with 8 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
msm/sde/sde_encoder.c
View File

@@ -158,15 +158,16 @@ ktime_t sde_encoder_calc_last_vsync_timestamp(struct drm_encoder *drm_enc)
struct intf_status intf_status = {0}; struct intf_status intf_status = {0};
unsigned long features; unsigned long features;
u32 fps; u32 fps;
bool is_cmd, is_vid;
sde_enc = to_sde_encoder_virt(drm_enc); sde_enc = to_sde_encoder_virt(drm_enc);
cur_master = sde_enc->cur_master; cur_master = sde_enc->cur_master;
fps = sde_encoder_get_fps(drm_enc); fps = sde_encoder_get_fps(drm_enc);
is_cmd = sde_encoder_check_curr_mode(drm_enc, MSM_DISPLAY_CMD_MODE);
is_vid = sde_encoder_check_curr_mode(drm_enc, MSM_DISPLAY_VIDEO_MODE);
if (!cur_master || !cur_master->hw_intf || !fps if (!cur_master || !cur_master->hw_intf || !fps
|| !cur_master->hw_intf->ops.get_vsync_timestamp || !cur_master->hw_intf->ops.get_vsync_timestamp || (!is_cmd && !is_vid))
|| (!sde_encoder_check_curr_mode(drm_enc, MSM_DISPLAY_CMD_MODE)
&& !sde_encoder_check_curr_mode(drm_enc, MSM_DISPLAY_VIDEO_MODE)))
return 0; return 0;
features = cur_master->hw_intf->cap->features; features = cur_master->hw_intf->cap->features;
@@ -182,7 +183,7 @@ ktime_t sde_encoder_calc_last_vsync_timestamp(struct drm_encoder *drm_enc)
return 0; return 0;
} }
vsync_counter = cur_master->hw_intf->ops.get_vsync_timestamp(cur_master->hw_intf); vsync_counter = cur_master->hw_intf->ops.get_vsync_timestamp(cur_master->hw_intf, is_vid);
qtmr_counter = arch_timer_read_counter(); qtmr_counter = arch_timer_read_counter();
cur_time = ktime_get_ns(); cur_time = ktime_get_ns();

4
msm/sde/sde_hw_intf.c
View File

@@ -224,14 +224,14 @@ static void sde_hw_intf_reset_counter(struct sde_hw_intf *ctx)
SDE_REG_WRITE(c, INTF_LINE_COUNT, BIT(31)); SDE_REG_WRITE(c, INTF_LINE_COUNT, BIT(31));
} }
static u64 sde_hw_intf_get_vsync_timestamp(struct sde_hw_intf *ctx) static u64 sde_hw_intf_get_vsync_timestamp(struct sde_hw_intf *ctx, bool is_vid)
{ {
struct sde_hw_blk_reg_map *c = &ctx->hw; struct sde_hw_blk_reg_map *c = &ctx->hw;
u32 timestamp_lo, timestamp_hi; u32 timestamp_lo, timestamp_hi;
u64 timestamp = 0; u64 timestamp = 0;
u32 reg_ts_0, reg_ts_1; u32 reg_ts_0, reg_ts_1;
if (ctx->cap->features & BIT(SDE_INTF_MDP_VSYNC_TS)) { if (ctx->cap->features & BIT(SDE_INTF_MDP_VSYNC_TS) && is_vid) {
reg_ts_0 = INTF_MDP_VSYNC_TIMESTAMP0; reg_ts_0 = INTF_MDP_VSYNC_TIMESTAMP0;
reg_ts_1 = INTF_MDP_VSYNC_TIMESTAMP1; reg_ts_1 = INTF_MDP_VSYNC_TIMESTAMP1;
} else { } else {

2
msm/sde/sde_hw_intf.h
View File

@@ -236,7 +236,7 @@ struct sde_hw_intf_ops {
/** /**
* Get the HW vsync timestamp counter * Get the HW vsync timestamp counter
*/ */
u64 (*get_vsync_timestamp)(struct sde_hw_intf *intf); u64 (*get_vsync_timestamp)(struct sde_hw_intf *intf, bool is_vid);
/** /**
* Enable processing of 2 pixels per clock * Enable processing of 2 pixels per clock